

SystemVerilog Assertions for Clock-Domain-Crossing Data Paths

Don Mills Microchip Technology Inc.





- Brief Review of CDC Concepts and Issues
- Basics of SystemVerilog Assertions
- Modeling Techniques and Issues using SVA for CDC
- SVA Model for both RTL and GLS





What is Clock Domain Crossing?



- What is a Clock Domain?
 - flip-flops with same clock (clock tree)
- Clock Domain Crossing
 - Data from one clock domain is captured (sampled) in another clock domain

Clock Domain Crossing Issue - Metastability



DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION



Asynchronous Clocks & Metastability Scenario 1



Original Slide from Cliff Cummings Boston SNUG 2008 (Used by permission) – Modifications made to match this presentation.



Original Slide from Cliff Cummings Boston SNUG 2008 (Used by permission) – Modifications made to match this presentation.

DVCCN CONFERENCE AND EXHIBITION UNITED STATES AN ASSertion Property for CDC





Map Assertion to Wave –

view 1 (passes)









Cannot remain testing in Clk_A domain while actual data has moved onto the next clock domain





A correct (RTL) Assertion Property for CDC





Correctly working CDC Assertion





Full RTL test results – rising and falling, 2 and 3 clk delay



All conditions passed



Gate Level Sim (GLS) can fail with RTL assertion







property CDC prop1; logic v temp; @(posedge Clk A) (\$changed(A in), v temp = A in) |-> @ (posedge Clk B) _##[0:1] (\$changed(B1 in) && (B1 in === v temp)) ##[2:3] (\$changed(B out) && (B out === v temp)); endproperty:CDC prop1

The **##[0:1]** allows for immediate testing in **Clk_B** domain for RTL or for a **Clk_B** to occur during GLS propagation of flip-flop A1



Passing GLS test





- Lots of papers on CDC in Google land
- Not so many papers on SV Assertions
- This paper presents an SV Assertion that works for both RTL and GLS
- This SV Assertion can be extended to support loop back to original clock domain